

Refine Search

Search Results -

Terms	Documents
(storage or memory or disk or disc) same ((intercontroller or (inter adj1 controller)) same link)	37

Database:

- US Pre-Grant Publication Full-Text Database
- US Patents Full-Text Database
- US OCR Full-Text Database
- EPO Abstracts Database
- JPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins

Search:

L1

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, July 07, 2005 [Printable Copy](#) [Create Case](#)

Set
Name Query
side by
side

Hit
Count Set
Name
result set

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 (storage or memory or disk or disc) same ((intercontroller or (inter adj1 controller)) same link)

37 L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
(370/363 370/452 710/5 710/36 710/62 710/63 710/100 710/300 711/113 711/114 711/130 711/118 711/112 711/148 711/141 700/2 714/5 714/7 714/9).ccls.	12170

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L2

Refine Search

Recall Text

Clear

Interrupt

Search History

 DATE: Thursday, July 07, 2005 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u> side by side	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC; PLUR=YES; OP=OR</i>		
<u>L2</u> 710/5,36,62,63,100,300;711/113,114,130,118,112,148,141;714/5,7,9;700/2;370/363,452.ccls.	12170	<u>L2</u>
<u>L1</u> (storage or memory or disk or disc) same ((intercontroller or (inter adj1 controller)) same link)	37	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 and L2	23

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L3

Search History

DATE: Thursday, July 07, 2005 [Printable Copy](#) [Create Case](#)

Set
Name Query
 side by
 side

Hit
Count Set
 Name
 result
 set

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L3 11 and L2

23 L3

L2 710/5,36,62,63,100,300;711/113,114,130,118,112,148,141;714/5,7,9;700/2,370/363,452.ccls.

12170 L2

L1 (storage or memory or disk or disc) same ((intercontroller or (inter adj1 controller)) same link)

37 L1

END OF SEARCH HISTORY

EAST - [Untitled1:1]

File View Edit Tools Window Help

☐ Drafts
☒ BRS: 12
☐ Pending
☒ Active
 L1: (18957) ((storage c
 L2: (41) 11 and (interc
 L3: (1) 11 same (interc
 L4: (27) 11 and ((inter
☐ Failed
☐ Saved
☐ Favorites
☐ Tagged (0)
☐ UDC
☐ Queue
☐ Trash

Search List Browse Queue Clear
 DBs USPAT ☒ Plurals
 Default operator: OR ☐ Highlight all hit terms initially

11 and ((intercontroller or (inter adjl
controller)) same link)

	U	I	Document ID	Issue Dat	Pages	Title	Current OR	Current X
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6912629 B1	20050628	12	System and method for restoring data from sec	711/161	711/162
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6883065 B1	20050419	29	System and method for a redundant communication	711/114	709/206; 709/207;
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6658590 B1	20031202	26	Controller-based transaction logging svcs	714/6	714/15; 714/20
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6658540 B1	20031202	29	Method for transaction command ordering in a r	711/162	707/204; 711/161
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6647474 B2	20031111	15	Remote data mirroring system using local and	711/162	711/165;
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6643795 B1	20031104	30	Controller-based bi-directional remote c	714/6	714/11; 714/13;
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6629264 B1	20030930	31	Controller-based remote conv svstem with logica	714/15	714/18
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6629158 B1	20030930	12	System, apparatus, and method for configuring	710/10	710/104; 710/15;
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6625705 B2	20030923	17	Remote data mirroring system having a service	711/162	711/161; 711/165;
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6502205 B1	20021231	58	Asynchronous remote data mirroring svstem	714/7	714/718
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6446175	20020903	18	Storing and retrieving	711/162	711/161

Start EAST - [...]



Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[SUPPORT](#)

Results for "(Intercontroller or (inter controller)<in>metadata) <and> (link<in>metadata)"

Your search matched 2 of 1192192 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☒ e-mail
 printer friendly
[» View Session History](#)[» New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(intercontroller or (inter controller)<in>metadata) <and> (link<in>metadata)


☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

Select

Article Information



1. A four station controller area network

Boyce, C.R.;

Vehicle Networks for Multiplexing and Data Communication, IEE Colloquium on 19 Dec 1988 Page(s):9/1 - 9/7

[AbstractPlus](#) | Full Text: [PDF](#)(196 KB) IEEE CNF

2. Resource management in an integrated optical network

Sohraby, K.; Zhensheng Zhang; Xiaowen Chu; Bo Li;

Selected Areas in Communications, IEEE Journal on Volume 21, Issue 7, Sept. 2003 Page(s):1052 - 1062

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(490 KB) IEEE JNL
 Indexed by
 Inspec

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2005 IEEE -- All Rights Reserved



Welcome United States Patent and Trademark Office

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

AbstractPlus

4 View Search Results | 4 Previous Article |

Access this document

Full Text: PDE (490 KB)

Download this citation

Choose Citation

Download EndNote, ProCite, RefMan



» Learn More

Rights & Permissions



» Learn More

Resource management in an integrated optical network

Sohraby, K., Zhensteng Zhang, Xiaowen Qiu, Bei Li
Bell Labs, Holmdel, NJ, USA

This paper appears in: **Selected Areas In Communications, IEEE Journal on**

Publication Date: Sept. 2003

Volume: 21, Issue: 7

On page(s): 1052 - 1062

ISSN: 0733-8716

INSP EC Accession Number: 7737648

DOI: 10.1109/ISAC.2003.815978

Posted online: 2003-09-08 14:27:55.0

Abstract

We propose a novel integrated optical network switching architecture. The proposal offers an approach to signaling for the purpose of transport on an all-optical network of optical and nonoptical legacy network traffic. In order to provide effective end-to-end control and efficient transport services, new signaling and control techniques are required. Standard organizations such as Optical Interworking Forum (OIF) and Internet Engineering Task Force have developed interface methods between client and transport networks, as well as signaling processes for resource allocation. We propose a network controller, which implements interfaces for such integration in the intermediate future, as well as provides a feasible path for the long-term objective of all optical networking. Performance and capacity issues for these systems introduce new dimensions to the existing set of networking problems, since optical paths can now be set up in real-time. There are two main contributions in this paper: (1) functional composition of a network controller, which translates legacy signaling to optical connection signaling and path establishment and (2) determining when to issue an optical connection request based on the current network conditions such as link utilization, so that the integrated optical network can operate efficiently. Analytical approximations, as well as simulation results for call blocking performance are also presented.

Index Terms

inspec

Controlled Indexing

optical fibre networks standardisation telecommunication congestion control telecommunication control
telecommunication network management telecommunication signalling telecommunication traffic wavelength division
multiplexing

Non-controlled Indexing

DWDM IEEE Internet Engineering Task Force Optical Interworking Forum all-optical network analytical
approximations call blocking performance client networks dense wavelength division multiplexing efficient transport
services end-to-end control integrated optical network integrated optical network switching architecture interface
methods legacy signaling link utilization network conditions network controller network performance network
signaling nonoptical legacy network traffic optical connection request optical connection signaling optical legacy
network traffic path establishment real-time optical paths resource allocation resource management simulation

results standard organizations transport networks

Author Keywords

Not Available

References

- 1 Internet Protocol Device Control, Revision 0.17, 2000.
- 2 J. T. Moy, *OSPF Anatomy of an Internet Routing Protocol* Reading, MA: Addison-Wesley, 1998.
[Buy Via AskIEEE]
- 3 K. Sonrabhy, M. Fatehi, V. Lawrence, and M. Wilson, "Network architecture for an all-optical internet," *NFOEC 2000* Denver, CO.
[Buy Via AskIEEE]
- 4 *User Network Interface (UNI) 1.0 Signaling Specification* Fremont, CA: Optical Interworking Forum, Contribution OIF2000.125.7, 2001.
- 5 D. Benzamin, R. Trudel, S. Shew, and E. Kus, "Optical services over the intelligent optical network," *IEEE Commun. Mag.*, pp. 73-78, Sept. 2001.
Abstract | Full Text: PDF (2051KB)
- 6 U. Schoen et al., "Convergence between public switching and the internet," *IEEE Commun. Mag.*, pp. 50-65, Jan. 1998.
Abstract | Full Text: PDF (2500KB)
- 7 C. Low, "Integrating communications services," *IEEE Commun. Mag.*, pp. 164-169, June 1997.
Abstract | Full Text: PDF (1448KB)
- 8 D. Jeske, B. Samadi, K. Sonrabhy, Y.-T. Wang, and Q. Zhang, "QoS with an edge-based call admission control in IP networks," presented at the *Proc. Networking Pisa*, Italy, May 2002.
[Buy Via AskIEEE]
- 9 K. Sonrabhy and M. Fatehi, "Digital container: A mechanism for heterogeneous traffic transport over an all-optical network," *Opt. Networks*, vol. 2, no. 3, pp. 45-57, May/June 2001.
[Buy Via AskIEEE]
- 10 G. R. Ash, *Dynamic Routing in Telecommunications Networks* New York: McGraw-Hill, 1997.
[Buy Via AskIEEE]
- 11 K. Sonrabhy and K. Ryan, "An architecture for signaling, switching, and control in optical networks," presented at the *6th World Multiconference on Systematics, Cybernetics, and Informatics (SCI)* Orlando, FL, July 2002.
[Buy Via AskIEEE]
- 12 J. Bellamy, *Digital Telephony*, 2nd ed. New York: Wiley, 1990.
[Buy Via AskIEEE]
- 13 [online] Available: <http://www.lucent.com>.
- 14 Z. Zhang and X. Liu, "Network models for IP over optical networks," *Opt. Network Mag.*, vol. 1, no. 4, pp. 12-14, Oct. 2000.
[Buy Via AskIEEE]
- 15 *Generalized Multi-Protocol Label Switching (GMPLS) Architecture*, draft-ietf-ocamp-gmpls-architecture-03.txt, work in progress.
- 16 Z. Zhang, D. Guo, L. Zhang, and J. Fu, "Lightpath routings in intelligent optical networks," *IEEE Network*, vol. 15, pp. 28-35, July/Aug. 2001.
Abstract | Full Text: PDF (1812KB)
- 17 K. Thompson et al., "Wide area internet traffic patterns and characteristics," *IEEE Network*, vol. 11, pp. 10-23, Nov. 1997.
Abstract | Full Text: PDF (4912KB)
- 18 R. A. Lakshmi, "The lucent technologies softswitch: Realizing the promise of convergence," *Bell Labs Tech. J.*, vol. V24, no. 2, Apr.-

June 1999.

[Buy Via AskIEEE!](#)

[Citing References](#)

No citing documents available on IEEE Xplore.

[View Search Results](#) | [Previous Article](#) |

Indexed by

inspec

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

[Copyright 2005 IEEE](#) - All Rights Reserved



US006643795B1

(12) United States Patent
Nicola et al.
(10) Patent No.: US 6,643,795 B1
(45) Date of Patent: Nov. 4, 2003

(54) CONTROLLER-BASED BI-DIRECTIONAL REMOTE COPY SYSTEM WITH STORAGE SITE FAILOVER CAPABILITY

(75) Inventors: Stephen J. Nicola, Montrose, CO (US); Susan G. Eldington, Colorado Springs, CO (US)

(73) Assignee: Hewlett-Packard Development Company, L.P., Houston, TX (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/338,680
(22) Filed: Mar. 28, 2000

(51) Int. Cl.: G06F 11/00
(52) U.S. Cl.: 714/6; 714/7; 714/11; 714/13

(58) Field of Search: 714/6, 11, 5, 4; 714/7, 13

(56) References Cited

U.S. PATENT DOCUMENTS
5,274,645 A * 12/1993 Thomas et al. 371/101
5,344,247 A * 8/1995 Yoon et al. 711/582
5,979,550 A * 11/2000 Eshen et al. 710/338
5,708,432 A * 6/1998 Noda et al. 710/77
5,771,244 A * 6/1998 Chen et al. 714/7
5,790,773 A * 6/1998 Mehta et al. 323/362.03
5,870,527 A * 2/1999 Kato et al. 711/592

5,833,423 A * 6/1999 Ohtsuka 710/6
5,809,542 A * 12/1999 Baskley et al. 714/6
6,187,531 A * 12/2000 Schwab 714/13
6,462,170 B1 * 2/2002 Grubb et al. 714/7


OTHER PUBLICATIONS

Strata, Stephen J. et al., U.S. patent application, Fast Tolerant Storage Controller Usinging Tightly Coupled Dual Controller Modules, Ser. No. 08/071,710, Filed Jan. 4, 1993, pp. 1-90.

* cited by examiner
Primary Examiner—Robert Brunelle
Assistant Examiner—Marc Duncan

(57) ABSTRACT
A data replication system having a redundant configuration including dual Fiber Channel fabric links interconnecting each of the components of two data storage sites, wherein each site comprises a host computer and associated data storage array, with redundant array controllers and adapters. The system includes the capability of simultaneous bidirectional remote data replication which permits the system to operate in an "extended cluster" mode, as if each of the remote storage arrays were local relative to the respective remote host. The system further includes the concept of "home" and "alternate" storage nodes, which provides for automatic node failover from a primary to a designated alternate node, without preexisting re-booting of the remote node. Write data branches are periodically host re-writeable at both sites upon failure of controllers at one site. The host re-writes the same write on other site.

17 Claims, 18 Drawing Sheets



US-PAT-NO: 6643795

DOCUMENT-IDENTIFIER: US 6643795 B1

TITLE: Controller-based bi-directional remote copy system with storage site failover capability

----- KWIC -----

Brief Summary Text - BSTX (5):

U.S. Pat. No. 5,274,645 (Dec. 28, 1993), to Idleman et al. discloses a dual-active configuration of storage controllers capable of performing failover without the direct involvement of the host. However, the direction taken by Idleman requires a multi-level storage controller implementation. Each controller in the dual-redundant pair includes a two-level hierarchy of controllers. When the first level or host-interface controller of the first controller detects the failure of the second level or device interface controller of the second controller, it re-configures the data path such that the data is directed to the functioning second level controller of the second controller. In conjunction, a switching circuit re-configures the controller-device interconnections, thereby permitting the host to access the storage devices originally connected to the failed second level controller through the operating second level controller of the second controller. Thus, the presence of the first level controllers serves to isolate the host computer from the failover operation, but this isolation is obtained at added controller cost and complexity.

Brief Summary Text - BSTX (10):

U.S. patent application Ser. No. 08/071,710 to Sicola et al., describes a dual-active, redundant storage controller configuration in which each storage controller communicates directly with the host and its own attached devices, the access of which is shared with the other controller. Thus, a failover operation may be executed by one of the storage controller without the assistance of an intermediary controller and without the physical reconfiguration of the data path at the device interface.

Detailed Description Text - DETX (15):

The array controllers 201/202 and 211/212 employed by the present system 100 have two host ports 109 per array controller, for a total of four connections (ports) per pair in the dual redundant configuration of FIG. 3. Each host port 109 preferably has an optical attachment to the switched fabric, for example, a Gigabit Link Module ("GLM") interface at the controller, which connects to a Gigabit Converter ("GBIC") module comprising the switch interface port 107. Switch interconnection ports 306 also preferably comprise GBIC modules. Each pair of array controllers 201/202 and 211/212 (and associated storage array) is also called a storage node (e.g., 301 and 302), and has a unique Fibre Channel Node Identifier. As shown in FIG. 3, array controller pair A1/A2 comprise storage node 301, and array controller pair B1/B2 comprise storage node 302.

US-PAT-NO: 6237028

DOCUMENT-IDENTIFIER: US 6237028 B1

TITLE: Host central processor with associated controller to capture a selected one of a number of memory units via path control commands

----- KWIC -----

Brief Summary Text - BSTX (4):

Workers are also familiar with the practice of associating one or several host central processors (CPUs) with an array of memory units via intermediate controllers (e.g. see U.S. Pat. No. 4,982,324; 4,413,317; 3,889,237; 4,183,084; 3,623,014). And, today, it is not uncommon to operatively associate an array of peripheral storage units with a host computer via an appropriate controller device. FIG. 1 schematically suggests this for a host H and a number of like memory units U, connectable to H via a controller unit C, including suitable interfaces IF, IF' (e.g. see ports 1-4, each connected to a respective, like-numbered drive-port).

Brief Summary Text - BSTX (7):

Now, it may become desirable to mediate the competition between two host-computers to "capture" a selected memory unit (e.g. drive), using certain mediation means. Such a mediation means is the "Shared Memory Interface" (Smi) indicated in FIG. 3, shown in operative relation with eight dual-ported disk drives D0-D7 and a pair of host/controller arrays: host A15 with Controller A and host A17 with Controller B, plus suitable controller inter-faces, IPI-2, IPI-3. Workers should realize that mediation means Smi provides a communication link that allows one controller to request, or transmit, information to, or from, the other controller, here via what may be called "direct memory access" (DMA), something that requires special interfaces (e.g. additional special hardware, as "shared memory", SM, and associated interfaces I-A, I-B, (memory typically a dedicated random access memory RAM) and special software). Shared memory, SM, also functions as a common storage unit that can be used to maintain "data path control", i.e. allow/disallow a host to write/read information to/from a selected disk drive.

Brief Summary Text - BSTX (14):

A salient feature of this "Natural Linking" is that it operates "Controller-to-Controller", using only a disk drive as its link, i.e. linking via means which are already part of the system (e.g. here only via a disk drive normally coupled to a M-9730 Controller, plus the "standard" IPI-2 interface normally used by this Controller). That is, here, the inter-controller linkage is "natural", using an already-present disk drive unit via an IPI-2 interface which is normally used for disk control or read/write commands. This way, one controller can now, use its normal (natural) interface to communicate with the other controller, --both controllers being coupled to the two ports of each



United States Patent
 (12) Jackson
 (10) Patent No.: US 6,237,028 B1
 (45) Date of Patent: *May 22, 2001

(54) **HOST CENTRAL PROCESSOR WITH ASSOCIATED CONTROLLER TO CAPTURE A SELECTED ONE OF A NUMBER OF MEMORY UNITS VIA PATH CONTROL COMMANDS**

(73) **Inventor:** Gary Edward Jackson, Lisa Forest, CA (US)

(73) **Assignor:** Unisys Corporation, Blue Bell, PA (US)

(*) **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(d) by 9 days.

This patent is subject to a written disclaimer.

(21) **Appl. No.:** 09/152,692

(22) **Filed:** Sep. 2, 1998

Related U.S. Application Data

(62) Division of application No. 08/650,645, filed on May 2, 1997, now Pat. No. 5,812,782, which is a division of application No. 08/615,072, filed on Mar. 27, 1996, now Pat. No. 5,538,102, which is a division of application No. 07/945,962, filed on Sep. 24, 1992, now Pat. No. 5,301,930.

(51) **Int. Cl.:** G06F 12/02; G06F 13/14

(52) **U.S. Cl.:** 709/214; 709/210; 710/5; 710/6

(58) **Field of Search:** 709/214; 710; 710/5; 36

(59) **References Cited**
U.S. PATENT DOCUMENTS


4,747,043	* 5/1988	Redman	394,220
4,747,547	* 5/1988	Cooper et al.	304,200
4,687,390	* 10/1992	Rendine et al.	364,900
5,003,140	* 10/1991	Brewer et al.	394,200

* cited by examiner
Primary Examiner: Thomas C. Lee
Assistant Examiner: Rafael Perveen
(71) Attorney, Agent, or Firm: Malik T. Surr

(57) **ABSTRACT:**

A plurality of data processing systems, each of the data processing systems having a host central processor suit to associated controller including memory, both of the data processing systems to be cooperatively associated with a number of disk drive memory units, each of the disk drive memory unit coupled to both said controllers. Either one of the host central processors can appropriate any one of the disk drive memory units as a selected disk drive memory unit by propagating path-control data to the memory in both of the controllers and in the selected disk drive memory unit.

3 Claims, 7 Drawing Sheets



US-PAT-NO: 5630169

DOCUMENT-IDENTIFIER: US 5630169 A

TITLE: Apparatus for a host central processor with associated controller to capture a selected one of a number of memory units via path control commands

----- KWIC -----

Brief Summary Text - BSTX (4):

Workers are also familiar with the practice of associating one or several host central processors (CPUs) with an array of memory units via intermediate controllers (e.g. see U.S. Pat. Nos. 4,962,324, 4,413,317, 3,889,237, 4,183,084, 3,623,014). And, today, it is not uncommon to operatively associate an array of peripheral storage units with a host computer via an appropriate controller device. FIG. 1 schematically suggests this for a host H and a number of like memory units U, connectible to H via a controller unit C, including suitable interfaces IF, IF' (e.g. see ports 1-4, each connected to a respective, like-numbered drive-port).

Brief Summary Text - BSTX (7):

Now, it may become desirable to mediate the competition between two host-computers to "capture" a selected memory unit (e.g. drive), using certain mediation means. Such a mediation means is the "Shared Memory Interface" (SMI) indicated in FIG. 3, shown in operative relation with eight dual-ported disk drives D0-D7 and a pair of host/controller arrays: host A16 with Controller A and host A17 with Controller B, plus suitable controller inter-faces, IPI-2, IPI-3. Workers should realize that mediation means SMI provides a communication link that allows one controller to request, or transmit, information to, or from, the other controller, here via what may be called "direct memory access" (DMA) something that requires special interfaces (e.g. additional special hardware, as "shared memory", SM, and associated interfaces I-A, I-B, (memory typically a dedicated random access memory RAM) and special software). Shared memory, SM, also functions as a common storage unit that can be used to maintain "data path control", i.e. allow/disallow a host to write/read information to/from a selected disk drive.

Brief Summary Text - BSTX (14):

A salient feature of this "Natural Linking" is that it operates "Controller-to-Controller", using only a disk drive as its link, i.e. linking via means which are already part of the system (e.g. here only via a disk drive normally coupled to a M-9730 Controller, plus the "standard" IPI-2 interface normally used by this Controller). That is, here, the inter-controller linkage is "natural", using an already-present disk-drive unit via an IPI-2 interface which is normally used for disk control or read/write commands. This way, one controller can now, use its normal (natural) interface to communicate with the other controller, --both controllers being coupled to the two ports of each disk



Lackson

45 Date of Patent: *May 13, 1997

45 Date of Patent: *May 13, 1997

- [73] Assignee: Unilever Corporation, Blue Bell, Pa.

- 271 9161 Mar. 22 1986

Related U.S. Applications Data

- 195439; 393/200.01
195439; 393/200.01

- U.S. PATENT DOCUMENTS

- Prorogative Executive—THOMAS C. LEO


Assistant Examiner—Rajana Pervon Kido

Attorney, Agents, or Firm—John I. McCormack, Mark T. Starr

[57] ABSTRACT

A pair of data processing systems, each of the data processing system having a host central processor and an associated controller including memory, both of the data processing systems to be cooperatively associated with a number of disk drive memory units, each of the disk drive memory units coupled to both said controllers. Either one of the host central processor can appropriate any one of the disk drive memory units as a selected disk drive memory unit by prepositioning path-control data to the memory in both of the controllers and in the selected disk drive memory unit.

3 Cubes, 7 Drawing Sheets



US-PAT-NO: 4791629

DOCUMENT-IDENTIFIER: US 4791629 A

TITLE: Communications switching system

----- KWIC -----

Detailed Description Text - DETX (47):

Data values are stored into SE buffer memory which are read by the SEP 64 and stored into frame space. These values include the next intercontroller corresponding address, the link input and output channel pointer, and data values stored in the ISOFIPO. Values in the ISOFIPO can be any values that are in frame space including corresponding addresses, time slot registers, link control and codec enable etc.

Detailed Description Text - DETX (151):

The controller provides a means of controlling communication between the Xbus 23 and the digital stations or analog interfaces to which each controller is coupled. Each controller provides storage for incoming and outgoing data as well as switching services for the individual lines coupled to each controller. The controllers are shown in more detail in FIG. 2. Each controller includes a buffer and latch 41 coupled through line 43 to microprocessor 29. The processor 29 is coupled through an address decoder 69 to buffer 41 and to a memory consisting of dynamic RAM 49, static RAM 38, and EPROM 37. The processor 29 is also coupled through line 46 to a memory page control 39. The processor 29 is coupled through line 44 directly to the dynamic RAM 40, static RAM 38, and eeprom 37. Coupled to the static RAM 38, is a standby power block 30 which provides battery backup during power failure. The clock receiver is coupled to the clock bus 22, switching element 32 and interface element 33. Power is supplied through a DC voltage regulator 34 and a power up/down circuit 31 provided on each controller sequences the activation and deactivation of the microprocessor 29, the SE 32, and the static RAM 38. The switching element 32 is coupled to the interface element 33. The interface element is coupled to the Xbus 23 through a transceiver 36. The interface element 33 is also coupled to digital station interfaces and to analog device interfaces through serial data bus 42, link/codec select line 70, and link control signal line 71.

Detailed Description Text - DETX (176):

The processor buffer consists of a double buffering scheme which is similar to the link/codec buffer and Xbus buffer. The buffer consists of two buffers 54A and 54B with each having an input portion and an output portion. These buffers are memory mapped into the address space of the processor 29 so that the real time code has access to one of the buffers at a particular time while the SEP 64 will process information in the other buffer. The processor 29 access and SEP 64 switch buffers every millisecond (superframe). This means that every 125 microseconds only one byte of link control information and one byte of intercontroller information is swapped. A total of one millisecond is

United States Patent [19]

[11] Patent Number: 4,791,629

Burns et al.

[45] Date of Patent: Dec. 13, 1988

[54] COMMUNICATIONS SWITCHING SYSTEM

[72] Inventors: C. A. Burns, Palo Alto, Calif., Calvin H. DeCoursey, Reno, Nev.; Hans H. Junker, Mountain View, Calif.

[73] Assignee: IBM Corporation, Santa Clara, Calif.

[21] Appl. No.: 859,380

[22] Filed: Jan. 1, 1986

[31] Int. Cl.⁴ H04J 3/16

[32] U.S. Cl. 370/33, 370/35

[33] Field of Search 370/31, 91, 93, 84, 370/94, 110.1, 67

[56] References Cited

U.S. PATENT DOCUMENTS

- 4,348,231 10/1983 Ke Nodis et al. 370/33
 4,612,584 12/1986 Brown 370/33
 4,630,313 12/1988 Townsend et al. 370/33
 4,663,758 1/1987 Lasham et al. 370/33


Primary Examiner—Douglas W. Olson

16 Claims, 15 Drawing Sheets

Attorney, Agent or Firm—Bakitz, Sokoloff, Taylor & Zalkin

[37] ABSTRACT

A communications switching system in which control functions are distributed homogeneously, as opposed to being distributed by individual function, throughout the system. A plurality of controllers are coupled to a time division multiplex (TDM) bidirectional bus. Each controller includes a microprocessor to perform control functions. An interface element on the controller accesses the TDM bus while a switching element on each controller controls access between the interface element and the microprocessor. The switching element and interface element include storage areas which are double buffered to allow for more efficient operation and use of the memory space. The TDM bus is divided into a plurality of time slots. Each controller is assigned certain of the time slots and utilizes those time slots to communicate with other controllers. The system includes provisions for dynamic allocation of time slots.



Hit List

Clear	Generate Collection	Print	Fwd Refs	Bkwd Refs	Generate OACS
-------	---------------------	-------	----------	-----------	---------------

Search Results - Record(s) 1 through 6 of 6 returned.

☐ 1. Document ID: US 6381674 B2

L1: Entry 1 of 6

File: USPT

Apr 30, 2002

US-PAT-NO: 6381674

DOCUMENT-IDENTIFIER: US 6381674 B2

TITLE: Method and apparatus for providing centralized intelligent cache between multiple data controlling elements

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	KWIC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	-----------	-------

☐ 2. Document ID: US 5790775 A

L1: Entry 2 of 6

File: USPT

Aug 4, 1998

US-PAT-NO: 5790775

DOCUMENT-IDENTIFIER: US 5790775 A

TITLE: Host transparent storage controller failover/failback of SCSI targets and associated units

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	KWIC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	-----------	-------

☐ 3. Document ID: US 5630169 A

L1: Entry 3 of 6

File: USPT

May 13, 1997

US-PAT-NO: 5630169

DOCUMENT-IDENTIFIER: US 5630169 A

TITLE: Apparatus for a host central processor with associated controller to capture a selected one of a number of memory units via path control commands

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	KWIC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	-----------	-------

☐ 4. Document ID: US 5530845 A

L1: Entry 4 of 6

File: USPT

Jun 25, 1996

US-PAT-NO: 5530845

DOCUMENT-IDENTIFIER: US 5530845 A

**** See image for Certificate of Correction ****

TITLE: Storage control subsystem implemented with an application program on a computer

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	KWC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-----	-----------	-------

☐ 5. Document ID: US 5504926 A

L1: Entry 5 of 6

File: USPT

Apr 2, 1996

US-PAT-NO: 5504926

DOCUMENT-IDENTIFIER: US 5504926 A

TITLE: Method for a host central processor and its associated controller to capture the selected one of a number of memory units via path control commands

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	KWC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-----	-----------	-------

☐ 6. Document ID: US 4791629 A

L1: Entry 6 of 6

File: USPT

Dec 13, 1988

US-PAT-NO: 4791629

DOCUMENT-IDENTIFIER: US 4791629 A

TITLE: Communications switching system

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	KWC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-----	-----------	-------

Clear

Generate Collection

Print

Fwd Refs

Bkwd Refs

Generate OACS

Terms	Documents
4791629.pn. or 5504926.pn. or 5530845.pn. or 5630169.pn. or 5790775.pn. or 6381674.pn.	6

Display Format: TI

Change Format

[Previous Page](#)[Next Page](#)[Go to Doc#](#)